Sciweavers

438 search results - page 62 / 88
» Microcode with Embedded Timing Constraints
Sort
View
65
Voted
DAC
1999
ACM
15 years 10 months ago
Behavioral Synthesis Techniques for Intellectual Property Protection
? The economic viability of the reusable core-based design paradigm depends on the development of techniques for intellectual property protection. We introduce the first dynamic wa...
Inki Hong, Miodrag Potkonjak
ISLPED
2009
ACM
188views Hardware» more  ISLPED 2009»
15 years 4 months ago
Transaction-based adaptive dynamic voltage scaling for interactive applications
In an interactive embedded system, special task execution patterns and scheduling constraints exist due to frequent human-computer interactions. This paper proposes a transaction-...
Xia Zhao, Yao Guo, Xiangqun Chen
RTAS
2007
IEEE
15 years 4 months ago
Optimizing the FPGA Implementation of HRT Systems
The availability of programmable hardware devices with high density of logic elements and the possibility of implementing CPUs (called softcores) using a fraction of the FPGA area...
Marco Di Natale, Enrico Bini
IPSN
2004
Springer
15 years 3 months ago
Constraint-guided dynamic reconfiguration in sensor networks
This paper presents an approach for dynamic software reconfiguration in sensor networks. Our approach utilizes explicit models of the design space of the embedded application. The...
Sachin Kogekar, Sandeep Neema, Brandon Eames, Xeno...
CORR
2011
Springer
261views Education» more  CORR 2011»
14 years 4 months ago
Convex and Network Flow Optimization for Structured Sparsity
We consider a class of learning problems regularized by a structured sparsity-inducing norm defined as the sum of 2- or ∞-norms over groups of variables. Whereas much effort ha...
Julien Mairal, Rodolphe Jenatton, Guillaume Obozin...