Sciweavers

276 search results - page 44 / 56
» Microprocessor Interfacing Laboratory
Sort
View
CSREAESA
2006
15 years 1 months ago
The Satellite Data Model
The Satellite Data Model (SDM) is part of the Air Force Research Laboratory (AFRL) Responsive Space Testbed Initiative. It is a developing standard for rapid integration of hardwa...
Kenneth Sundberg, Scott Cannon, Todd Hospodarsky, ...
DAC
2002
ACM
16 years 19 days ago
Embedded software-based self-testing for SoC design
At-speed testing of high-speed circuits is becoming increasingly difficult with external testers due to the growing gap between design and tester performance, growing cost of high...
Angela Krstic, Wei-Cheng Lai, Kwang-Ting Cheng, Li...
ISCA
2007
IEEE
146views Hardware» more  ISCA 2007»
15 years 6 months ago
Hardware atomicity for reliable software speculation
Speculative compiler optimizations are effective in improving both single-thread performance and reducing power consumption, but their implementation introduces significant compl...
Naveen Neelakantam, Ravi Rajwar, Suresh Srinivas, ...
FCCM
2006
IEEE
133views VLSI» more  FCCM 2006»
15 years 5 months ago
A Scalable FPGA-based Multiprocessor
It has been shown that a small number of FPGAs can significantly accelerate certain computing tasks by up to two or three orders of magnitude. However, particularly intensive lar...
Arun Patel, Christopher A. Madill, Manuel Salda&nt...
ISLPED
2004
ACM
139views Hardware» more  ISLPED 2004»
15 years 5 months ago
Eliminating voltage emergencies via microarchitectural voltage control feedback and dynamic optimization
Microprocessor designers use techniques such as clock gating to reduce power dissipation. An unfortunate side-effect of these techniques is the processor current fluctuations th...
Kim M. Hazelwood, David Brooks