Sciweavers

1165 search results - page 9 / 233
» Middleware in Modern High Performance Computing System Archi...
Sort
View
ICCD
2008
IEEE
221views Hardware» more  ICCD 2008»
15 years 6 months ago
Reversi: Post-silicon validation system for modern microprocessors
— Verification remains an integral and crucial phase of today’s microprocessor design and manufacturing process. Unfortunately, with soaring design complexities and decreasing...
Ilya Wagner, Valeria Bertacco
RTCSA
2007
IEEE
15 years 3 months ago
MobiGo: A Middleware for Seamless Mobility
Nominally, one can expect any user of modern technology to carry a handheld device such an iPAQ or cellphone and utilize resources in the environment to remain connected and enjoy...
Xiang Song, Umakishore Ramachandran
APCSAC
2001
IEEE
15 years 1 months ago
High-Performance Extendable Instruction Set Computing
In this paper, a new architecture called the extendable instruction set computer (EISC) is introduced that addresses the issues of memory size and performance in embedded micropro...
Heui Lee, Paul Becket, Bill Appelbe
ICRA
2007
IEEE
160views Robotics» more  ICRA 2007»
15 years 3 months ago
Morphing Bus: A rapid deployment computing architecture for high performance, resource-constrained robots
— For certain applications, field robotic systems require small size for cost, weight, access, stealth or other reasons. Small size results in constraints on critical resources s...
Colin D'Souza, Byung Hwa Kim, Richard M. Voyles
ISMAR
2007
IEEE
15 years 3 months ago
A System Architecture for Ubiquitous Tracking Environments
Ubiquitous tracking setups, covering large tracking areas with many heterogeneous sensors of varying accuracy, require dedicated middleware to facilitate development of stationary...
Manuel Huber, Daniel Pustka, Peter Keitler, Floria...