Sciweavers

649 search results - page 46 / 130
» Migrating to a real-time distributed parallel simulator arch...
Sort
View
CODES
2008
IEEE
14 years 11 months ago
Application specific non-volatile primary memory for embedded systems
Memory subsystems have been considered as one of the most critical components in embedded systems and furthermore, displaying increasing complexity as application requirements div...
Kwangyoon Lee, Alex Orailoglu
IWIA
2005
IEEE
15 years 3 months ago
SAWAN: A Survivable Architecture for Wireless LANs
This paper1 describes survivability schemes against Access Point (AP) failures in Wireless LANs. It particularly aims for resiliency and survivability against multistage attacks w...
Mohit Virendra, Shambhu J. Upadhyaya, Vivek Kumar,...
CONPAR
1994
15 years 1 months ago
The Rewrite Rule Machine Node Architecture and Its Performance
The Rewrite Rule Machine (RRM) is a massively parallel MIMD/SIMD computer designed with the explicit purpose of supporting veryhigh-level parallel programming with rewrite rules. T...
Patrick Lincoln, José Meseguer, Livio Ricci...
HPCA
2006
IEEE
15 years 10 months ago
Exploiting parallelism and structure to accelerate the simulation of chip multi-processors
Simulation is an important means of evaluating new microarchitectures. Current trends toward chip multiprocessors (CMPs) try the ability of designers to develop efficient simulato...
David A. Penry, Daniel Fay, David Hodgdon, Ryan We...
HPCA
2003
IEEE
15 years 10 months ago
Variability in Architectural Simulations of Multi-Threaded Workloads
Multi-threaded commercial workloads implement many important internet services. Consequently, these workloads are increasingly used to evaluate the performance of uniprocessor and...
Alaa R. Alameldeen, David A. Wood