21007 search results - page 4107 / 4202 » Mobile Parallel Computing |
181
click to vote
HPCA
2004
IEEE
16 years 2 months ago
2004
IEEE
Recent research suggests that there are large variations in a cache's spatial usage, both within and across programs. Unfortunately, conventional caches typically employ fixe...
113
click to vote
HPCA
2004
IEEE
16 years 2 months ago
2004
IEEE
Modern out-of-order processors tolerate long latency memory operations by supporting a large number of inflight instructions. This is particularly useful in numerical applications...
120
click to vote
HPCA
2003
IEEE
16 years 2 months ago
2003
IEEE
Increasing focus on power dissipation issues in current microprocessors has led to a host of proposals for clock gating and other power-saving techniques. While generally effectiv...
125
click to vote
HPCA
2003
IEEE
16 years 2 months ago
2003
IEEE
Java-based middleware, and application servers in particular, are rapidly gaining importance as a new class of workload for commercial multiprocessor servers. SPEC has recognized ...
127
click to vote
HPCA
2002
IEEE
16 years 2 months ago
2002
IEEE
Cache memories account for a significant fraction of a chip's overall energy dissipation. Recent research advocates using "resizable" caches to exploit cache requir...