381 search results - page 24 / 77 » Model Checking Is Static Analysis of Modal Logic |
104
click to vote
PLDI
2010
ACM
15 years 4 months ago
2010
ACM
Static analysis designers must carefully balance precision and efficiency. In our experience, many static analysis tools are built around an elegant, core algorithm, but that alg...
SEFM
2009
IEEE
15 years 6 months ago
2009
IEEE
Interval temporal logics are based on interval structures over linearly (or partially) ordered domains, where time intervals, rather than time instants, are the primitive ontologi...
100
click to vote
ICCD
2004
IEEE
15 years 8 months ago
2004
IEEE
Deterministic gate delay models have been widely used to find the transition probabilities at the nodes of a circuit for calculating the power dissipation. However, with progress...
POPL
2010
ACM
14 years 12 months ago
2010
ACM
In this paper, we explore the potential of the theory of nested words for partial correctness proofs of recursive programs. Our conceptual contribution is a simple framework that ...
SIGSOFT
2003
ACM
15 years 5 months ago
2003
ACM
Model checking is an automated technique for verifying that a system satisfies a set of required properties. Such properties are typically expressed as temporal logic formulas, in...