2881 search results - page 511 / 577 » Model Checking for Programming Languages using Verisoft |
121
Voted
ICS
2009
Tsinghua U.
15 years 9 months ago
2009
Tsinghua U.
In this work, we propose a new FPGA design flow that combines the CUDA programming model from Nvidia with the state of the art high-level synthesis tool AutoPilot from AutoESL, to...
135
click to vote
CERA
2002
15 years 2 months ago
2002
: Many industries are shifting from mass production to mass customization, which demands quick response to the needs of individual customers with high quality and low costs. The de...
115
Voted
ICSE
2008
IEEE-ACM
16 years 3 months ago
2008
IEEE-ACM
Static analysis tools report software defects that may or may not be detected by other verification methods. Two challenges complicating the adoption of these tools are spurious f...
129
Voted
CP
2003
Springer
15 years 7 months ago
2003
Springer
Abstract. Interleaved planning and scheduling employs the idea of extending partial plans by regularly heeding to the scheduling constraints during search. One of the techniques us...
115
Voted
ASPLOS
2010
ACM
15 years 9 months ago
2010
ACM
Temperature is a dominant factor in the performance, reliability, and leakage power consumption of modern processors. As a result, increasing numbers of researchers evaluate therm...