Sciweavers

733 search results - page 32 / 147
» Model Reuse through Hardware Design Patterns
Sort
View
81
Voted
ICSM
2009
IEEE
15 years 4 months ago
Understanding source package organization using the hybrid model
Within a large, object-oriented software system it is common to partition the classes into a set of packages, which implicitly serve as a set of coarsely-grained logical design un...
Xinyi Dong, Michael W. Godfrey
EH
2004
IEEE
106views Hardware» more  EH 2004»
15 years 1 months ago
How to Evolve the Head-Tail Pattern from Reaction-Diffusion Systems
The possible application of evolving artificial embryos to build functional machinery is a promising area of research. Unfortunately, there are still many fundamental problems to ...
Felix Streichert, Christian Spieth, Holger Ulmer, ...
VTS
2008
IEEE
136views Hardware» more  VTS 2008»
15 years 4 months ago
Test-Pattern Grading and Pattern Selection for Small-Delay Defects
Timing-related defects are becoming increasingly important in nanometer technology designs. Small delay variations induced by crosstalk, process variations, powersupply noise, as ...
Mahmut Yilmaz, Krishnendu Chakrabarty, Mohammad Te...
IOLTS
2008
IEEE
117views Hardware» more  IOLTS 2008»
15 years 4 months ago
Verification and Analysis of Self-Checking Properties through ATPG
Present and future semiconductor technologies are characterized by increasing parameters variations as well as an increasing susceptibility to external disturbances. Transient err...
Marc Hunger, Sybille Hellebrand
DSD
2006
IEEE
95views Hardware» more  DSD 2006»
15 years 1 months ago
Towards Performance-Oriented Pattern-Based Refinement of Synchronous Models onto NoC Communication
We present a performance-oriented refinement approach that refines a perfectly synchronous communication model onto Network-on-Chip (NoC) communication. We first identify four bas...
Zhonghai Lu, Ingo Sander, Axel Jantsch