733 search results - page 34 / 147 » Model Reuse through Hardware Design Patterns |
52
Voted
LREC
2010
14 years 11 months ago
2010
The process engine for pattern recognition and information fusion tasks, the pepr framework, aims to empower the researcher to develop novel solutions in the field of pattern reco...
53
Voted
IASTEDSEA
2004
14 years 11 months ago
2004
Short time-to-market is an important requirement for developing web-based systems. Software architecture plays a critical role for time-to-market objective to be satisfied since i...
FPL
2006
Springer
15 years 1 months ago
2006
Springer
Given large circuit sizes, high clock frequencies, and possibly extreme operating environments, Field Programmable Gate Arrays (FPGAs) are capable of heating beyond their designed...
69
Voted
FPL
2007
Springer
15 years 3 months ago
2007
Springer
This paper describes an execution cache that uses process migration between hardware and software contexts by way of run-time reconfiguration (RTR) of Field Programmable Gate Arr...
102
click to vote
ISQED
2011
IEEE
14 years 17 days ago
2011
IEEE
—Design optimization methodologies for AMS-SoCs with analog, digital, and mixed-signal portions have not received significant attention, due to their high complexity. In mixed-s...