Sciweavers

733 search results - page 56 / 147
» Model Reuse through Hardware Design Patterns
Sort
View
ISMVL
1999
IEEE
72views Hardware» more  ISMVL 1999»
15 years 2 months ago
Information Relationships and Measures in Application to Logic Design
In this paper, the theory of information relationships and relationship measures is considered and its application to logic design is discussed. This theory makes operational the ...
Lech Józwiak
ICCD
2007
IEEE
140views Hardware» more  ICCD 2007»
15 years 1 months ago
Continual hashing for efficient fine-grain state inconsistency detection
Transaction-level modeling (TLM) allows a designer to save functional verification effort during the modular refinement of an SoC by reusing the prior implementation of a module a...
Jae W. Lee, Myron King, Krste Asanovic
ISPD
2011
ACM
253views Hardware» more  ISPD 2011»
14 years 19 days ago
Assembling 2D blocks into 3D chips
Three-dimensional ICs promise to significantly extend the scale of system integration and facilitate new-generation electronics. However, progress in commercial 3D ICs has been s...
Johann Knechtel, Igor L. Markov, Jens Lienig
ICCD
2004
IEEE
134views Hardware» more  ICCD 2004»
15 years 6 months ago
An Automatic Test Pattern Generation Framework for Combinational Threshold Logic Networks
— We propose an automatic test pattern generation (ATPG) framework for combinational threshold networks. The motivation behind this work lies in the fact that many emerging nanot...
Pallav Gupta, Rui Zhang, Niraj K. Jha
DAC
1999
ACM
15 years 2 months ago
ipChinook: an Integrated IP-based Design Framework for Distributed Embedded Systems
IPCHINOOK is a design tool for distributed embedded systems. It gains leverage from the use of a carefully chosen set of design ions that raise the level of designer interaction d...
Pai H. Chou, Ross B. Ortega, Ken Hines, Kurt Partr...