288 search results - page 21 / 58 » Model checking SystemC designs using timed automata |
96
Voted
FM
2009
Springer
15 years 2 months ago
2009
Springer
We study a clock synchronization protocol for the Chess WSN. First, we model the protocol as a network of timed automata and verify various instances using the Uppaal model checker...
FDL
2003
IEEE
15 years 2 months ago
2003
IEEE
Assuring correctness of digital designs is one of the major tasks in the system design flow. Formal methods have been proposed to accompany commonly used simulation approaches. I...
FATES
2004
Springer
15 years 2 months ago
2004
Springer
A Time Action Lock is a state of a Real-time system at which neither time can progress nor an action can occur. Time Action Locks are often seen as signs of errors in the model or ...
EPK
2006
14 years 10 months ago
2006
Abstract: Event-driven Process Chains (EPCs) are a commonly used modelling technique for design and documentation of business processes. Although EPCs have an easy-to-understand no...
144
click to vote
JTRES
2010
ACM
14 years 9 months ago
2010
ACM
Safety-Critical Java (SCJ) is a dialect of Java that allows programmers to implement safety-critical systems, such as software to control airplanes, medical devices, and nuclear p...