Sciweavers

1376 search results - page 138 / 276
» Model-Driven Software Verification
Sort
View
SAC
2010
ACM
14 years 10 months ago
Inter-DSL coordination support by combining megamodeling and model weaving
Model-Driven Engineering (MDE) advocates the use of models at every step of the software development process. Within this context, a team of engineers collectively and collaborati...
Frédéric Jouault, Bert Vanhooff, Hug...
RTAS
2008
IEEE
15 years 9 months ago
Incorporating Resource Safety Verification to Executable Model-based Development for Embedded Systems
This paper formulates and illustrates the integration of resource safety verification into a design methodology for development of verified and robust real-time embedded systems. ...
Jianliang Yi, Honguk Woo, James C. Browne, Aloysiu...
ISSS
2002
IEEE
125views Hardware» more  ISSS 2002»
15 years 8 months ago
Design Experience of a Chip Multiprocessor Merlot and Expectation to Functional Verification
We have fabricated a Chip Multiprocessor prototype code-named Merlot to proof our novel speculative multithreading architecture. On Merlot, multiple threads provide wider issue wi...
Satoshi Matsushita
DAC
2007
ACM
15 years 7 months ago
Design for Verification in System-level Models and RTL
It has long been the practice to create models in C or C++ for architectural studies, software prototyping and RTL verification in the design of Systems-on-Chip (SoC). It is often...
Anmol Mathur, Venkat Krishnaswamy
FPL
2000
Springer
128views Hardware» more  FPL 2000»
15 years 6 months ago
Verification of Dynamically Reconfigurable Logic
This paper reports on a method for extending existing VHDL design and verification software available for the Xilinx Virtex series of FPGAs. It allows the designer to apply standa...
David Robinson, Patrick Lysaght