Sciweavers

1376 search results - page 185 / 276
» Model-Driven Software Verification
Sort
View
CODES
2008
IEEE
15 years 5 months ago
Model checking SystemC designs using timed automata
SystemC is widely used for modeling and simulation in hardware/software co-design. Due to the lack of a complete formal semantics, it is not possible to verify SystemC designs. In...
Paula Herber, Joachim Fellmuth, Sabine Glesner
125
Voted
CODES
2008
IEEE
15 years 5 months ago
Specification-based compaction of directed tests for functional validation of pipelined processors
Functional validation is a major bottleneck in microprocessor design methodology. Simulation is the widely used method for functional validation using billions of random and biase...
Heon-Mo Koo, Prabhat Mishra
127
Voted
EMSOFT
2008
Springer
15 years 5 months ago
Disassembling real-time fault-tolerant programs
We focus on decomposition of hard-masking real-time faulttolerant programs (where safety, timing constraints, and liveness are preserved in the presence of faults) that are design...
Borzoo Bonakdarpour, Sandeep S. Kulkarni, Anish Ar...
SIGCOMM
2010
ACM
15 years 3 months ago
capDL: a language for describing capability-based systems
Capabilities provide an access control model that can be used to construct systems where safety of protection can be precisely determined. However, in order to be certain of the s...
Ihor Kuz, Gerwin Klein, Corey Lewis, Adam Walker
ENTCS
2008
87views more  ENTCS 2008»
15 years 3 months ago
Remote Attestation on Legacy Operating Systems With Trusted Platform Modules
A lot of progress has been made to secure network communication, e.g., through the use of cryptographic algorithms. However, this offers only a partial solution as long as the com...
Dries Schellekens, Brecht Wyseur, Bart Preneel