Sciweavers

168 search results - page 15 / 34
» Modeling Assembly Instruction Timing in Superscalar Architec...
Sort
View
ASAP
2003
IEEE
124views Hardware» more  ASAP 2003»
15 years 2 months ago
Arbitrary Bit Permutations in One or Two Cycles
Symmetric-key block ciphers encrypt data, providing data confidentiality over the public Internet. For inter-operability reasons, it is desirable to support a variety of symmetric...
Zhijie Shi, Xiao Yang, Ruby B. Lee
ICALT
2006
IEEE
15 years 3 months ago
Augmented Learning: Context-Aware Mobile Augmented Reality Architecture for Learning
Mobile Augmented Reality System (MARS) based elearning environments equip a learner with a mobile wearable see-through display that interacts with training/learning software. MARS...
Jayfus T. Doswell
79
Voted
ENTCS
2007
108views more  ENTCS 2007»
14 years 9 months ago
Simulating and Compiling Code for the Sequential Quantum Random Access Machine
We present the SQRAM architecture for quantum computing, which is based on Knill’s QRAM model. We detail a suitable instruction set, which implements a universal set of quantum ...
Rajagopal Nagarajan, Nikolaos Papanikolaou, David ...
DAC
2008
ACM
15 years 10 months ago
Cache modeling in probabilistic execution time analysis
Multimedia-dominated consumer electronics devices (such as cellular phone, digital camera, etc.) operate under soft real-time constraints. Overly pessimistic worst-case execution ...
Yun Liang, Tulika Mitra
DATE
2004
IEEE
184views Hardware» more  DATE 2004»
15 years 1 months ago
Automatic Verification of Safety and Liveness for XScale-Like Processor Models Using WEB Refinements
We show how to automatically verify that complex XScale-like pipelined machine models satisfy the same safety and liveness properties as their corresponding instruction set archit...
Panagiotis Manolios, Sudarshan K. Srinivasan