168 search results - page 18 / 34 » Modeling Assembly Instruction Timing in Superscalar Architec... |
64
Voted
IEEEPACT
2005
IEEE
15 years 3 months ago
2005
IEEE
In this paper we compare the performance of area equivalent small, medium, and large-scale multithreaded chip multiprocessors (CMTs) using throughput-oriented applications. We use...
CF
2006
ACM
15 years 1 months ago
2006
ACM
The slowing pace of commodity microprocessor performance improvements combined with ever-increasing chip power demands has become of utmost concern to computational scientists. As...
EWSA
2006
Springer
15 years 1 months ago
2006
Springer
Assembling software components into an architecture is a difficult task because of its combinatorial complexity. There is thus a need for automating this building process, either t...
ICPPW
2006
IEEE
15 years 3 months ago
2006
IEEE
In retargeting loop-based code for multimedia instruction set extensions, a critical issue is that vector data types of mixed precision within a loop body complicate the paralleli...
118
click to vote
ISSS
1996
IEEE
15 years 1 months ago
1996
IEEE
The application range of the embedded computing is going to cover the majority of the market products spanning from consumer electronic, automotive, telecom and process control. F...