Sciweavers

168 search results - page 22 / 34
» Modeling Assembly Instruction Timing in Superscalar Architec...
Sort
View
BIRTHDAY
2006
Springer
15 years 1 months ago
Realistic Worst-Case Execution Time Analysis in the Context of Pervasive System Verification
We describe a gate level design of a FlexRay-like bus interface. An electronic control unit (ECU) is obtained by integrating this interface into the design of the verified VAMP pro...
Steffen Knapp, Wolfgang J. Paul
DAC
2002
ACM
15 years 10 months ago
Retargetable binary utilities
Since software is playing an increasingly important role in systemon-chip, retargetable compilation has been an active research area in the last few years. However, the retargetti...
Maghsoud Abbaspour, Jianwen Zhu
JEC
2006
100views more  JEC 2006»
14 years 9 months ago
RC-SIMD: Reconfigurable communication SIMD architecture for image processing applications
During the last two decades, Single Instruction Multiple Data (SIMD) processors have become important architectures in embedded systems for image processing applications. The main ...
Hamed Fatemi, Bart Mesman, Henk Corporaal, Twan Ba...
IPPS
2005
IEEE
15 years 3 months ago
A Dependency Chain Clustered Microarchitecture
In this paper we explore a new clustering approach for reducing the complexity of wide issue in-order processors based on EPIC architectures. Complexity effectiveness is achieved ...
Satish Narayanasamy, Hong Wang 0003, Perry H. Wang...
BMCBI
2005
126views more  BMCBI 2005»
14 years 9 months ago
HomoMINT: an inferred human network based on orthology mapping of protein interactions discovered in model organisms
Background: The application of high throughput approaches to the identification of protein interactions has offered for the first time a glimpse of the global interactome of some ...
Maria Persico, Arnaud Ceol, Caius Gavrila, Robert ...