Sciweavers

168 search results - page 34 / 34
» Modeling Assembly Instruction Timing in Superscalar Architec...
Sort
View
HPCA
2008
IEEE
15 years 9 months ago
Automated microprocessor stressmark generation
Estimating the maximum power and thermal characteristics of a processor is essential for designing its power delivery system, packaging, cooling, and power/thermal management sche...
Ajay M. Joshi, Lieven Eeckhout, Lizy Kurian John, ...
ISCA
2000
IEEE
93views Hardware» more  ISCA 2000»
15 years 1 months ago
Reconfigurable caches and their application to media processing
High performance general-purpose processors are increasingly being used for a variety of application domains scienti c, engineering, databases, and more recently, media processing...
Parthasarathy Ranganathan, Sarita V. Adve, Norman ...
MICRO
2010
IEEE
156views Hardware» more  MICRO 2010»
14 years 7 months ago
Explicit Communication and Synchronization in SARC
SARC merges cache controller and network interface functions by relying on a single hardware primitive: each access checks the tag and the state of the addressed line for possible...
Manolis Katevenis, Vassilis Papaefstathiou, Stamat...