356 search results - page 42 / 72 » Modeling Cache Sharing on Chip Multiprocessor Architectures |
109
click to vote
ICS
2004
Tsinghua U.
15 years 5 months ago
2004
Tsinghua U.
Cache hierarchies have been traditionally designed for usage by a single application, thread or core. As multi-threaded (MT) and multi-core (CMP) platform architectures emerge and...
132
click to vote
CCECE
2006
IEEE
15 years 5 months ago
2006
IEEE
Real Time embedded system designers are facing extreme challenges in underlying architectural design selection. It involves the selection of a programmable, concurrent, heterogene...
112
click to vote
WWW
2005
ACM
16 years 13 days ago
2005
ACM
Design of high performance Web servers has become a recent research thrust to meet the increasing demand of networkbased services. In this paper, we propose a new Web server archi...
179
click to vote
STOC
1993
ACM
15 years 3 months ago
1993
ACM
Most complexity measures for concurrent algorithms for asynchronous shared-memory architectures focus on process steps and memory consumption. In practice, however, performance of ...
87
Voted
DATE
2008
IEEE
15 years 6 months ago
2008
IEEE
The following study shows a direct comparison of memory write policies in Shared Memory Multicore Systems. Although there are much work and many studies about this issue, our work...