356 search results - page 45 / 72 » Modeling Cache Sharing on Chip Multiprocessor Architectures |
103
Voted
DAC
2007
ACM
16 years 23 days ago
2007
ACM
Emerging single-chip heterogeneous multiprocessors feature hundreds of design elements contending for shared resources, making it difficult to isolate performance impacts of indiv...
105
click to vote
EUROPAR
2010
Springer
15 years 26 days ago
2010
Springer
Abstract. This paper is motivated by the desire to provide an efficient and scalable software cache implementation of OpenMP on multicore and manycore architectures in general, and...
123
Voted
MICRO
2010
IEEE
14 years 10 months ago
2010
IEEE
This paper presents a task-centric memory model for 1000-core compute accelerators. Visual computing applications are emerging as an important class of workloads that can exploit ...
137
click to vote
SIGOPS
2010
14 years 6 months ago
2010
Modern chip-level multiprocessors (CMPs) contain multiple processor cores sharing a common last-level cache, memory interconnects, and other hardware resources. Workloads running ...
ASPLOS
2006
ACM
15 years 5 months ago
2006
ACM
Security has been considered as an important issue in processor design. Most of the existing mechanisms address security and integrity issues caused by untrusted main memory in si...