356 search results - page 62 / 72 » Modeling Cache Sharing on Chip Multiprocessor Architectures |
181
click to vote
HPCA
2006
IEEE
16 years 5 months ago
2006
IEEE
As silicon technologies move into the nanometer regime, transistor reliability is expected to wane as devices become subject to extreme process variation, particle-induced transie...
160
Voted
DAC
2004
ACM
15 years 10 months ago
2004
ACM
System-on-Chip (SoC) designs are increasingly becoming more complex. Efficient on-chip communication architectures are critical for achieving desired performance in these systems....
190
click to vote
NOCS
2009
IEEE
16 years 2 days ago
2009
IEEE
While NoCs are efficient in delivering high throughput point-to-point traffic, their multi-hop operation is too slow for latency sensitive signals. In addition, NoCS are inefficie...
155
Voted
POS
1998
Springer
15 years 9 months ago
1998
Springer
In light of advances in processor and networking technology, especially the emergence of network attached disks, the traditional client-server architecture becomes suboptimal for ...
181
click to vote
VLDB
2005
ACM
15 years 10 months ago
2005
ACM
Simultaneous multithreading (SMT) allows multiple threads to supply instructions to the instruction pipeline of a superscalar processor. Because threads share processor resources,...