32 search results - page 5 / 7 » Modeling Multiprocessor Cache Protocol Impact on MPI Perform... |
109
click to vote
DATE
2003
IEEE
15 years 2 months ago
2003
IEEE
Interconnect networks play a critical role in shared memory multiprocessor systems-on-chip (MPSoC) designs. MPSoC performance and power consumption are greatly affected by the pac...
81
Voted
HICSS
1999
IEEE
15 years 1 months ago
1999
IEEE
Distributed Shared Memory (DSM) combines the scalability of loosely coupled multicomputer systems with the ease of usability of tightly coupled multiprocessors, and allows transpa...
INFOCOM
2012
IEEE
12 years 12 months ago
2012
IEEE
—Content-centric networking (CCN) brings a paradigm shift in the present Internet communication model by addressing named-data instead of host locations. With respect to TCP/IP, ...
ICPP
2008
IEEE
15 years 3 months ago
2008
IEEE
An asynchronous work-stealing implementation of dynamic load balance is implemented using Unified Parallel C (UPC) and evaluated using the Unbalanced Tree Search (UTS) benchmark ...
SC
1991
ACM
15 years 29 days ago
1991
ACM
In cache based multiprocessors a protocol must maintain coherence among replicated copies of shared writable data. In delayed consistency protocols the effect of out-going and in-...