Sciweavers

6862 search results - page 1170 / 1373
» Modeling Parallel Applications Performance on Heterogeneous ...
Sort
View
117
Voted
ESCIENCE
2006
IEEE
15 years 9 months ago
Characterization of Computational Grid Resources Using Low-Level Benchmarks
An important factor that needs to be taken into account by end-users and systems (schedulers, resource brokers, policy brokers) when mapping applications to the Grid, is the perfo...
George Tsouloupas, Marios D. Dikaiakos
CODES
2006
IEEE
15 years 9 months ago
Streamroller: : automatic synthesis of prescribed throughput accelerator pipelines
In this paper, we present a methodology for designing a pipeline of accelerators for an application. The application is modeled using sequential C language with simple stylization...
Manjunath Kudlur, Kevin Fan, Scott A. Mahlke
139
Voted
CODES
2004
IEEE
15 years 7 months ago
Fast exploration of bus-based on-chip communication architectures
As a result of improvements in process technology, more and more components are being integrated into a single System-on-Chip (SoC) design. Communication between these components ...
Sudeep Pasricha, Nikil D. Dutt, Mohamed Ben-Romdha...
113
Voted
ICDCS
2005
IEEE
15 years 9 months ago
Comparison of Approaches to Service Deployment
IT today is driven by the trend of increasing scale and complexity. Utility and Grid computing models, PlanetLab, and traditional data centers, are reaching the scale of thousands...
Vanish Talwar, Qinyi Wu, Calton Pu, Wenchang Yan, ...
CODES
2005
IEEE
15 years 9 months ago
Memory access optimizations in instruction-set simulators
Design of programmable processors and embedded applications requires instruction-set simulators for early exploration and validation of candidate architectures. Interpretive simul...
Mehrdad Reshadi, Prabhat Mishra
« Prev « First page 1170 / 1373 Last » Next »