Sciweavers

6862 search results - page 556 / 1373
» Modeling Parallel Applications Performance on Heterogeneous ...
Sort
View
CORR
2008
Springer
88views Education» more  CORR 2008»
15 years 7 months ago
The Korrontea Data Modeling
Needs of multimedia systems evolved due to the evolution of their architecture which is now distributed into heterogeneous contexts. A critical issue lies in the fact that they ha...
Emmanuel Bouix, Philippe Roose, Marc Dalmau
ACSD
2004
IEEE
124views Hardware» more  ACSD 2004»
15 years 11 months ago
A Behavioral Type Inference System for Compositional System-on-Chip Design
The design productivity gap has been recognized by the semiconductor industry as one of the major threats to the continued growth of system-on-chips and embedded systems. Ad-hoc s...
Jean-Pierre Talpin, David Berner, Sandeep K. Shukl...
FPL
2006
Springer
129views Hardware» more  FPL 2006»
15 years 11 months ago
Architecture Exploration and Tools for Pipelined Coarse-Grained Reconfigurable Arrays
We present a heavily parametrized tool suite that allows the modeling and exploration of heterogeneous, coarse-grained, heavily pipelined reconfigurable architectures. Our tools p...
Florian Stock, Andreas Koch
IM
2007
15 years 8 months ago
Capacity and Performance Overhead in Dynamic Resource Allocation to Virtual Containers
—Today’s enterprise data centers are shifting towards a utility computing model where many business critical applications share a common pool of infrastructure resources that o...
Zhikui Wang, Xiaoyun Zhu, Pradeep Padala, Sharad S...
SBCCI
2003
ACM
115views VLSI» more  SBCCI 2003»
16 years 17 days ago
Combining Retiming and Recycling to Optimize the Performance of Synchronous Circuits
Recycling was recently proposed as a system-level design technique to facilitate the building of complex System-on-Chips (SOC) by assembling pre-designed components. Recycling all...
Luca P. Carloni, Alberto L. Sangiovanni-Vincentell...