Sciweavers

14244 search results - page 2387 / 2849
» Modeling Program Predictability
Sort
View
ISCA
1997
IEEE
96views Hardware» more  ISCA 1997»
15 years 8 months ago
DataScalar Architectures
DataScalar architectures improve memory system performance by running computation redundantly across multiple processors, which are each tightly coupled with an associated memory....
Doug Burger, Stefanos Kaxiras, James R. Goodman
DAC
1997
ACM
15 years 8 months ago
A C-Based RTL Design Verification Methodology for Complex Microprocessor
Cr, As the complexity of high-performance microprocessor increases, functional verification becomes more and more difficult and RTL simulation emerges as the bottleneck of the des...
Joon-Seo Yim, Yoon-Ho Hwang, Chang-Jae Park, Hoon ...
VRML
1997
ACM
15 years 8 months ago
V-COLLIDE: Accelerated Collision Detection for VRML
Collision detection is essential for many applications involving simulation, behavior and animation. However, it has been regarded as a computationallydemanding task and is often ...
Thomas C. Hudson, Ming C. Lin, Jonathan D. Cohen, ...
ICDE
1993
IEEE
116views Database» more  ICDE 1993»
15 years 8 months ago
The Volcano Optimizer Generator: Extensibility and Efficient Search
Emerging database application domains demand not only new functionality but also high performance. To satisfy these two requirements, the Volcano project provides efficient, exten...
Goetz Graefe, William J. McKenna
B
2007
Springer
15 years 8 months ago
Security Policy Enforcement Through Refinement Process
Abstract. In the area of networks, a common method to enforce a security policy expressed in a high-level language is based on an ad-hoc and manual rewriting process [24]. We argue...
Nicolas Stouls, Marie-Laure Potet
« Prev « First page 2387 / 2849 Last » Next »