Sciweavers

11436 search results - page 1948 / 2288
» Modeling Real Reasoning
Sort
View
VLSID
2008
IEEE
128views VLSI» more  VLSID 2008»
16 years 5 months ago
Addressing the Challenges of Synchronization/Communication and Debugging Support in Hardware/Software Cosimulation
With increasing adoption of Electronic System Level (ESL) tools, effective design and validation time has reduced to a considerable extent. Cosimulation is found to be a principal...
Banit Agrawal, Timothy Sherwood, Chulho Shin, Simo...
HPCA
2006
IEEE
16 years 5 months ago
The common case transactional behavior of multithreaded programs
Transactional memory (TM) provides an easy-to-use and high-performance parallel programming model for the upcoming chip-multiprocessor systems. Several researchers have proposed a...
JaeWoong Chung, Hassan Chafi, Chi Cao Minh, Austen...
CHI
2004
ACM
16 years 5 months ago
Performance of menu-augmented soft keyboards
We report results on the performance of the combination of soft keyboards and marking menus. A model of expert user performance indicated an 11 - 37% (depending on the keyboard la...
Poika Isokoski
CHI
2004
ACM
16 years 5 months ago
Breaking the book: translating the chemistry lab book into a pervasive computing lab environment
The UK e-Science programme is relying on the evolution of the paper lab book into a pervasive data gathering lab system. To date take up of existing commercial or research lab boo...
Monica M. C. Schraefel, Gareth V. Hughes, Hugo R. ...
OSDI
2008
ACM
16 years 5 months ago
Gadara: Dynamic Deadlock Avoidance for Multithreaded Programs
Deadlock is an increasingly pressing concern as the multicore revolution forces parallel programming upon the average programmer. Existing approaches to deadlock impose onerous bu...
Manjunath Kudlur, Scott A. Mahlke, Stéphane...
« Prev « First page 1948 / 2288 Last » Next »