1105 search results - page 119 / 221 » Modeling TCP Latency |
146
Voted
VLSISP
2011
14 years 10 months ago
2011
This paper presents accurate area, time, power estimation models for implementations using FPGAs from the Xilinx Virtex-2Pro family [1]. These models are designed to facilitate ef...
110
Voted
ICCD
2004
IEEE
16 years 17 days ago
2004
IEEE
Although several analytical models have been proposed in the literature for different interconnection networks with deterministic routing, very few of them have considered the eff...
117
Voted
ICCS
2001
Springer
15 years 8 months ago
2001
Springer
This paper surveys and places into perspective a number of results concerning the D-BSP (Decomposable Bulk Synchronous Parallel) model of computation, a variant of the popular BSP ...
115
click to vote
TJS
2008
15 years 3 months ago
2008
Multiple memory models have been proposed to capture the effects of memory hierarchy culminating in the I-O model of Aggarwal and Vitter [?]. More than a decade of architectural a...
119
Voted
ICPR
2008
IEEE
15 years 10 months ago
2008
IEEE
“Ghosts” arise in traditional background subtraction when an object starts to move, causing the exposed background to be labelled as a ghost foreground. With background model ...