Sciweavers

7557 search results - page 1350 / 1512
» Modeling Timed Concurrent Systems
Sort
View
ICCAD
1999
IEEE
115views Hardware» more  ICCAD 1999»
15 years 10 months ago
Fast performance analysis of bus-based system-on-chip communication architectures
This paper addresses the problem of efficient and accurate performance analysis to drive the exploration and design of bus-based System-on-Chip (SOC) communication architectures. ...
Kanishka Lahiri, Anand Raghunathan, Sujit Dey
ISIPTA
1999
IEEE
116views Mathematics» more  ISIPTA 1999»
15 years 10 months ago
On the Distribution of Natural Probability Functions
The purpose of this note is to describe the underlying insights and results obtained by the authors, and others, in a series of papers aimed at modelling the distribution of `natu...
Jeff B. Paris, Paul N. Watton, George M. Wilmers
SPAA
1998
ACM
15 years 10 months ago
Lamport Clocks: Verifying a Directory Cache-Coherence Protocol
Modern shared-memory multiprocessors use complex memory system implementations that include a variety of non-trivial and interacting optimizations. More time is spent in verifying...
Manoj Plakal, Daniel J. Sorin, Anne Condon, Mark D...
DGO
2008
96views Education» more  DGO 2008»
15 years 8 months ago
Laying the foundations for public participation and value advocacy: interaction design for a large scale urban simulation
Supporting public participation is often a key goal in the design of digital government systems. However, years of work may be required before a complex system, such as the UrbanS...
Batya Friedman, Alan Borning, Janet Davis, Brian T...
EMNLP
2007
15 years 8 months ago
Improving Statistical Machine Translation Using Word Sense Disambiguation
We show for the first time that incorporating the predictions of a word sense disambiguation system within a typical phrase-based statistical machine translation (SMT) model cons...
Marine Carpuat, Dekai Wu
« Prev « First page 1350 / 1512 Last » Next »