Sciweavers

7557 search results - page 1406 / 1512
» Modeling Timed Concurrent Systems
Sort
View
CCGRID
2002
IEEE
15 years 6 months ago
User-Centric Performance Analysis of Market-Based Cluster Batch Schedulers
This paper presents a performance analysis of marketbased batch schedulers for clusters of workstations. In contrast to previous work, we use user-centric performance metrics as t...
Brent N. Chun, David E. Culler
ISSS
2002
IEEE
125views Hardware» more  ISSS 2002»
15 years 6 months ago
Design Experience of a Chip Multiprocessor Merlot and Expectation to Functional Verification
We have fabricated a Chip Multiprocessor prototype code-named Merlot to proof our novel speculative multithreading architecture. On Merlot, multiple threads provide wider issue wi...
Satoshi Matsushita
116
Voted
PACT
2009
Springer
15 years 6 months ago
Parallel Evidence Propagation on Multicore Processors
In this paper, we design and implement an efficient technique for parallel evidence propagation on state-of-the-art multicore processor systems. Evidence propagation is a major ste...
Yinglong Xia, Xiaojun Feng, Viktor K. Prasanna
ICSE
2001
IEEE-ACM
15 years 6 months ago
An Empirical Study of Global Software Development: Distance and Speed
Global software development is rapidly becoming the norm for technology companies. Previous qualitative research suggests that multi-site development may increase development cycl...
James D. Herbsleb, Audris Mockus, Thomas A. Finhol...
MMMACNS
2001
Springer
15 years 6 months ago
Typed MSR: Syntax and Examples
Abstract. Many design flaws and incorrect analyses of cryptographic protoAppeared in the Proceedings of the First International Workshop on Mathematical Methods, Models and Archit...
Iliano Cervesato
« Prev « First page 1406 / 1512 Last » Next »