Sciweavers

12050 search results - page 2003 / 2410
» Modeling and Simulation
Sort
View
ISCA
2008
IEEE
188views Hardware» more  ISCA 2008»
15 years 11 months ago
MIRA: A Multi-layered On-Chip Interconnect Router Architecture
Recently, Network-on-Chip (NoC) architectures have gained popularity to address the interconnect delay problem for designing CMP / multi-core / SoC systems in deep sub-micron tech...
Dongkook Park, Soumya Eachempati, Reetuparna Das, ...
ISLPED
2003
ACM
115views Hardware» more  ISLPED 2003»
15 years 10 months ago
Reducing energy and delay using efficient victim caches
In this paper, we investigate methods for improving the hit rates in the first level of memory hierarchy. Particularly, we propose victim cache structures to reduce the number of ...
Gokhan Memik, Glenn Reinman, William H. Mangione-S...
INFOCOM
2009
IEEE
15 years 11 months ago
Wi-Sh: A Simple, Robust Credit Based Wi-Fi Community Network
— Wireless community networks, where users share wireless bandwidth is attracting tremendous interest from academia and industry. Companies such as FON have been successful in at...
Xin Ai, Vikram Srinivasan, Chen-Khong Tham
INFOCOM
2006
IEEE
15 years 10 months ago
Mobile Emulab: A Robotic Wireless and Sensor Network Testbed
Abstract— Simulation has been the dominant research methodology in wireless and sensor networking. When mobility is added, real-world experimentation is especially rare. However,...
David Johnson, Tim Stack, Russ Fish, Daniel Montra...
IWANN
1997
Springer
15 years 8 months ago
The Pattern Extraction Architecture: A Connectionist Alternative to the Von Neumann Architecture
A detailed connectionist architecture is described which is capable of relating psychological behavior to the functioning of neurons and neurochemicals. The need to be able to bui...
L. Andrew Coward
« Prev « First page 2003 / 2410 Last » Next »