Sciweavers

5189 search results - page 412 / 1038
» Modeling architectural patterns using architectural primitiv...
Sort
View
WOSS
2004
ACM
15 years 10 months ago
Task-based self-adaptation
Recently there has been increasing interest in developing systems that can adapt dynamically to cope with changing environmental conditions and unexpected system errors. Most effo...
David Garlan, Vahe Poladian, Bradley R. Schmerl, J...
ICDAR
2009
IEEE
15 years 2 months ago
Towards Handwritten Mathematical Expression Recognition
In this paper, we propose a new framework for online handwritten mathematical expression recognition. The proposed architecture aims at handling mathematical expression recognitio...
Ahmad-Montaser Awal, Harold Mouchère, Chris...
CCGRID
2009
IEEE
15 years 11 months ago
Improving Parallel Write by Node-Level Request Scheduling
In a cluster of multiple processors or cpu-cores, many processes may run on each compute node. Each process tends to issue contiguous I/O requests for snapshot, checkpointing or s...
Kazuki Ohta, Hiroya Matsuba, Yutaka Ishikawa
IPPS
2008
IEEE
15 years 11 months ago
Lattice Boltzmann simulation optimization on leading multicore platforms
We present an auto-tuning approach to optimize application performance on emerging multicore architectures. The methodology extends the idea of searchbased performance optimizatio...
Samuel Williams, Jonathan Carter, Leonid Oliker, J...
166
Voted
ISCA
2008
IEEE
170views Hardware» more  ISCA 2008»
15 years 11 months ago
Polymorphic On-Chip Networks
As the number of cores per die increases, be they processors, memory blocks, or custom accelerators, the on-chip interconnect the cores use to communicate gains importance. We beg...
Martha Mercaldi Kim, John D. Davis, Mark Oskin, To...