Sciweavers

828 search results - page 53 / 166
» Modeling of Workload in MPPs
Sort
View
SIGMETRICS
1996
ACM
174views Hardware» more  SIGMETRICS 1996»
15 years 8 months ago
Embra: Fast and Flexible Machine Simulation
This paper describes Embra, a simulator for the processors, caches, and memory systems of uniprocessors and cache-coherent multiprocessors. When running as part of the SimOS simul...
Emmett Witchel, Mendel Rosenblum
PDPTA
2010
15 years 2 months ago
A Case Study for SOA System Rejuvenation
- Complex business service systems, such as SOA system, are prone to suffer from reliability problem. Various legend applications compatible in SOA system make things worse. Softwa...
Guanhua Tian, Jianfeng Zhan, Chao Ren, Dan Meng
HCI
2009
15 years 2 months ago
Towards Cognitive-Aware Multimodal Presentation: The Modality Effects in High-Load HCI
In this study, we argue that multimodal presentations should be created in a cognitive-aware manner, especially in a high-load HCI situation where the user task challenges the full...
Yujia Cao, Mariët Theune, Anton Nijholt
HPCA
2011
IEEE
14 years 8 months ago
Calvin: Deterministic or not? Free will to choose
Most shared memory systems maximize performance by unpredictably resolving memory races. Unpredictable memory races can lead to nondeterminism in parallel programs, which can suff...
Derek Hower, Polina Dudnik, Mark D. Hill, David A....
ICCD
2011
IEEE
296views Hardware» more  ICCD 2011»
14 years 3 months ago
DPPC: Dynamic power partitioning and capping in chip multiprocessors
—A key challenge in chip multiprocessor (CMP) design is to optimize the performance within a power budget limited by the CMP’s cooling, packaging, and power supply capacities. ...
Kai Ma, Xiaorui Wang, Yefu Wang