Sciweavers

30 search results - page 4 / 6
» Modeling the Effect of Technology Trends on the Soft Error R...
Sort
View
MICRO
2008
IEEE
208views Hardware» more  MICRO 2008»
14 years 20 days ago
Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology
— As semiconductor processing techniques continue to scale down, transient faults, also known as soft errors, are increasingly becoming a reliability threat to high-performance m...
Wangyuan Zhang, Tao Li
SIGMETRICS
2011
ACM
178views Hardware» more  SIGMETRICS 2011»
12 years 9 months ago
Soft error benchmarking of L2 caches with PARMA
The amount of charge stored in an SRAM cell shrinks rapidly with each technology generation thus increasingly exposing caches to soft errors. Benchmarking the FIT rate of caches d...
Jinho Suh, Mehrtash Manoochehri, Murali Annavaram,...
ICCD
2006
IEEE
148views Hardware» more  ICCD 2006»
14 years 3 months ago
Trends and Future Directions in Nano Structure Based Computing and Fabrication
— As silicon CMOS devices are scaled down into the nanoscale regime, new challenges at both the device and system level are arising. While some of these challenges will be overco...
R. Iris Bahar
DATE
2007
IEEE
150views Hardware» more  DATE 2007»
14 years 18 days ago
A low-SER efficient core processor architecture for future technologies
Device scaling in new and future technologies brings along severe increase in the soft error rate of circuits, for combinational and sequential logic. Although potential solutions...
Eduardo Luis Rhod, Carlos Arthur Lang Lisbôa...
ISCA
2008
IEEE
132views Hardware» more  ISCA 2008»
14 years 20 days ago
Online Estimation of Architectural Vulnerability Factor for Soft Errors
As CMOS technology scales and more transistors are packed on to the same chip, soft error reliability has become an increasingly important design issue for processors. Prior resea...
Xiaodong Li, Sarita V. Adve, Pradip Bose, Jude A. ...