Sciweavers

2779 search results - page 301 / 556
» Modelling Immunological Memory
Sort
View
ICPR
2008
IEEE
15 years 10 months ago
A performance controllable octree construction method
The conventional octree construction method is implemented iteratively at consecutive subdivision levels. The resultant octree models at different subdivision levels contain quite...
Zen Chen, Hong-Long Chou, Wen-Chao Chen
MEMOCODE
2008
IEEE
15 years 10 months ago
Estimating the Performance of Cache Replacement Policies
—Caches are commonly employed to hide the latency gap between memory and the CPU by exploiting locality in memory accesses. The cache performance strongly influences a system’...
Daniel Grund, Jan Reineke
DATE
2007
IEEE
128views Hardware» more  DATE 2007»
15 years 10 months ago
Accounting for cache-related preemption delay in dynamic priority schedulability analysis
Recently there has been considerable interest in incorporating timing effects of microarchitectural features of processors (e.g. caches and pipelines) into the schedulability anal...
Lei Ju, Samarjit Chakraborty, Abhik Roychoudhury
TPHOL
2007
IEEE
15 years 10 months ago
Formalising Java's Data Race Free Guarantee
We formalise the data race free (DRF) guarantee provided by Java, as captured by the semi-formal Java Memory Model (JMM) [1] and published in the Java Language Specification [2]. ...
David Aspinall, Jaroslav Sevcík
IPPS
2006
IEEE
15 years 10 months ago
Parallelization of module network structure learning and performance tuning on SMP
As an extension of Bayesian network, module network is an appropriate model for inferring causal network of a mass of variables from insufficient evidences. However learning such ...
Hongshan Jiang, Chunrong Lai, Wenguang Chen, Yuron...