Sciweavers

2779 search results - page 82 / 556
» Modelling Immunological Memory
Sort
View
ISORC
2009
IEEE
15 years 4 months ago
Thread-Local Scope Caching for Real-time Java
There is increasing convergence between the fields of parallel and embedded computing. The demand for more functionality in embedded devices means that complex multicore architec...
Andy J. Wellings, Martin Schoeberl
ISCA
1993
IEEE
157views Hardware» more  ISCA 1993»
15 years 2 months ago
The Performance of Cache-Coherent Ring-based Multiprocessors
Advances in circuit and integration technology are continuously boosting the speed of microprocessors. One of the main challenges presented by such developments is the effective u...
Luiz André Barroso, Michel Dubois
MAICS
2003
14 years 11 months ago
Grounded Concept Development Using Introspective Atoms
In this paper we present a system that uses its underlying physiology, a hierarchical memory and a collection of memory management algorithms to learn concepts as cases and to bui...
Eric G. Berkowitz, Brian E. Mastenbrook
ISCA
1997
IEEE
93views Hardware» more  ISCA 1997»
15 years 1 months ago
The Energy Efficiency of IRAM Architectures
Portable systems demand energy efficiency in order to maximize battery life. IRAM architectures, which combine DRAM and a processor on the same chip in a DRAM process, are more en...
Richard Fromm, Stylianos Perissakis, Neal Cardwell...
IPPS
1996
IEEE
15 years 2 months ago
Software Support for Virtual Memory-Mapped Communication
Virtual memory-mapped communication (VMMC) is a communication model providing direct data transfer between the sender's and receiver's virtual address spaces. This model...
Cezary Dubnicki, Liviu Iftode, Edward W. Felten, K...