Sciweavers

6836 search results - page 1176 / 1368
» Modelling Web-Oriented Architectures
Sort
View
HPCA
2006
IEEE
16 years 6 months ago
The common case transactional behavior of multithreaded programs
Transactional memory (TM) provides an easy-to-use and high-performance parallel programming model for the upcoming chip-multiprocessor systems. Several researchers have proposed a...
JaeWoong Chung, Hassan Chafi, Chi Cao Minh, Austen...
HPCA
2002
IEEE
16 years 6 months ago
A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning
We propose a low overhead, on-line memory monitoring scheme utilizing a set of novel hardware counters. The counters act like pressure gauges indicating the marginal gain in the n...
G. Edward Suh, Srinivas Devadas, Larry Rudolph
HPCA
2001
IEEE
16 years 6 months ago
Reevaluating Online Superpage Promotion with Hardware Support
fipical translation lookaside buffers (TLBs)can map a far smaller region of memory than application footprints demand, and the cost of handling TLB misses therefore limits the per...
Zhen Fang, Lixin Zhang, John B. Carter, Wilson C. ...
OSDI
2008
ACM
16 years 6 months ago
Greening the Switch
Active research is being conducted in reducing power consumption of all the components of the Internet. To that end, we propose schemes for power reduction in network switches - T...
Ganesh Ananthanarayanan, Randy H. Katz
OSDI
2002
ACM
16 years 6 months ago
Integrated Resource Management for Cluster-based Internet Services
Client request rates for Internet services tend to be bursty and thus it is important to maintain efficient resource utilization under a wide range of load conditions. Network ser...
Kai Shen, Hong Tang, Tao Yang, Lingkun Chu
« Prev « First page 1176 / 1368 Last » Next »