Sciweavers

755 search results - page 66 / 151
» Modular BDI architecture
Sort
View
89
Voted
ISCAS
2003
IEEE
91views Hardware» more  ISCAS 2003»
15 years 5 months ago
Full-custom CMOS realization of a high-performance binary sorting engine with linear area-time complexity
The full-custom CMOS realization of a new modular sorting architecture is presented. The high-performance architecture is based on rank ordering, and on efficient implementation o...
Turan Demirci, Ilhan Hatirnaz, Yusuf Leblebici
102
Voted
IESS
2007
Springer
120views Hardware» more  IESS 2007»
15 years 6 months ago
Error Containment in the Time-Triggered System-On-a-Chip Architecture
Abstract: The time-triggered System-on-a-Chip (SoC) architecture provides a generic multicore system platform for a family of composable and dependable giga-scale SoCs. It supports...
Roman Obermaisser, Hermann Kopetz, Christian El Sa...
102
Voted
ECAI
1998
Springer
15 years 4 months ago
The Neural Path to Dialogue Acts
This paper presents a neural network approach to the problem of nding the dialogue act for a given utterance. So far only symbolic, decision tree and statistical approaches were ut...
M. Kipp
111
Voted
ICCCN
2008
IEEE
15 years 7 months ago
The RNA Metaprotocol
— The Recursive Network Architecture (RNA) explores the relationship of layering to protocol and network architecture. RNA examines the implications of using a single, tunable pr...
Joseph D. Touch, Venkata K. Pingali
110
Voted
APSEC
2007
IEEE
15 years 7 months ago
E-AoSAS++ and its Software Development Environment
E-AoSAS++ is an aspect-oriented software architecture style for embedded software. It basically gives the style in which a set of state transition machines organizes a software. W...
Masami Noro, Atsushi Sawada, Yoshinari Hachisu, Ma...