Sciweavers

367 search results - page 4 / 74
» Multi-Core Design Automation Challenges
Sort
View
DAC
2001
ACM
16 years 21 days ago
Future Performance Challenges in Nanometer Design
We highlight several fundamental challenges to designing highperformance integrated circuits in nanometer-scale technologies (i.e. drawn feature sizes < 100 nm). Dynamic power ...
Dennis Sylvester, Himanshu Kaul
DAC
2005
ACM
15 years 1 months ago
Logic soft errors in sub-65nm technologies design and CAD challenges
Logic soft errors are radiation induced transient errors in sequential elements (flip-flops and latches) and combinational logic. Robust enterprise platforms in sub-65nm technolog...
Subhasish Mitra, Tanay Karnik, Norbert Seifert, Mi...
ICCAD
2005
IEEE
123views Hardware» more  ICCAD 2005»
15 years 8 months ago
Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation
Abstract— Physics offers several active devices with nanometerscale footprint, which can be best used in combination with a CMOS subsystem. Such hybrid circuits offer the potenti...
André DeHon, Konstantin Likharev
DAC
2000
ACM
16 years 21 days ago
Test challenges for deep sub-micron technologies
The use of deep submicron process technologies presents several new challenges in the area of manufacturing test. While a significant body of work has been devoted to identifying ...
Kwang-Ting Cheng, Sujit Dey, Mike Rodgers, Kaushik...
ASPDAC
2012
ACM
253views Hardware» more  ASPDAC 2012»
13 years 7 months ago
An integrated and automated memory optimization flow for FPGA behavioral synthesis
Behavioral synthesis tools have made significant progress in compiling high-level programs into register-transfer level (RTL) specifications. But manually rewriting code is still ...
Yuxin Wang, Peng Zhang, Xu Cheng, Jason Cong