575 search results - page 103 / 115 » Multi-Valued Logic Synthesis |
103
click to vote
IOLTS
2009
IEEE
15 years 4 months ago
2009
IEEE
— The paper deals with designing fault tolerant finite state machines (FSMs) by nanoelectronic programmable logic arrays (PLAs). Two main critical parameters of the fault toleran...
IPPS
2009
IEEE
15 years 4 months ago
2009
IEEE
We propose a novel design estimation method for adaptive streaming applications to be implemented on a partially reconfigurable FPGA. Based on experimental results we enable accu...
ICST
2008
IEEE
15 years 4 months ago
2008
IEEE
Testing remains a major challenge for model transformation development. Test models that are used as test data for model transformations, are constrained by various sources of kno...
VTS
2007
IEEE
15 years 3 months ago
2007
IEEE
In this paper, a novel test point insertion methodology is presented for RTL designs that aims to reduce the data volume of scan-based transition delay tests. Test points are iden...
AI
2007
Springer
15 years 3 months ago
2007
Springer
The judgment that whether an email is spam or non-spam may vary from person to person. Different individuals can have totally different responses to the same email based on their p...