Sciweavers

575 search results - page 35 / 115
» Multi-Valued Logic Synthesis
Sort
View
EMSOFT
2001
Springer
15 years 2 months ago
Compiler Optimizations for Adaptive EPIC Processors
Abstract. Advances in VLSI technology have lead to a tremendous increase in the density and number of devices that can be manufactured in a single microchip. One of the interesting...
Krishna V. Palem, Surendranath Talla, Weng-Fai Won...
CAV
2007
Springer
113views Hardware» more  CAV 2007»
15 years 4 months ago
On Synthesizing Controllers from Bounded-Response Properties
In this paper we propose a complete chain for synthesizing controllers from high-level specifications. From real-time properties expressed in the logic MTL we generate, under boun...
Oded Maler, Dejan Nickovic, Amir Pnueli
JCB
2006
83views more  JCB 2006»
14 years 9 months ago
A Discrete-Event Approach to Transcription Control with Dynamic Event-Controllability
This paper presents a discrete-event approach to synthesis of transcription control for a class of (computational) gene networks. Given a set of genes and protein-gene and/or prote...
Peter C. Y. Chen
DAC
2006
ACM
15 years 10 months ago
Topology aware mapping of logic functions onto nanowire-based crossbar architectures
Highly regular, nanodevice based architectures have been proposed to replace pure CMOS based architectures in the emerging post CMOS era. Since bottom-up self-assembly is used to ...
Wenjing Rao, Alex Orailoglu, Ramesh Karri
TCAD
2008
81views more  TCAD 2008»
14 years 9 months ago
Optimizing Nonmonotonic Interconnect Using Functional Simulation and Logic Restructuring
The relatively poor scaling of interconnect in modern digital circuits necessitates a number of design optimizations, which must typically be iterated several times to meet the spe...
Stephen Plaza, Igor L. Markov, Valeria Bertacco