Sciweavers

395 search results - page 11 / 79
» Multilevel Circuit Partitioning
Sort
View
ASPDAC
2008
ACM
92views Hardware» more  ASPDAC 2008»
14 years 11 months ago
Decomposition based approach for synthesis of multi-level threshold logic circuits
Scaling is currently the most popular technique used to improve performance metrics of CMOS circuits. This cannot go on forever because the properties that are responsible for the ...
Tejaswi Gowda, Sarma B. K. Vrudhula
46
Voted
GLVLSI
1999
IEEE
86views VLSI» more  GLVLSI 1999»
15 years 1 months ago
Transistor Stuck-Open Fault Detection in Multilevel CMOS Circuits
Mostafa H. Abd-El-Barr, Yanging Xu, Carl McCrosky
EURODAC
1990
IEEE
92views VHDL» more  EURODAC 1990»
15 years 1 months ago
Accelerated test pattern generation by cone-oriented circuit partitioning
In this paper an efficient cone oriented circuit partitioning method is presented, which significantly speeds up automatic test pattern generation for combinational circuits. The ...
Torsten Grüning, Udo Mahlstedt, Wilfried Daeh...
ASPDAC
2000
ACM
159views Hardware» more  ASPDAC 2000»
15 years 2 months ago
Analytical minimization of half-perimeter wirelength
Global placement of hypergraphs is critical in the top-down placement of large timing-driven designs 10, 16 . Placement quality is evaluated in terms of the half-perimeter wirelen...
Andrew A. Kennings, Igor L. Markov