Sciweavers

395 search results - page 13 / 79
» Multilevel Circuit Partitioning
Sort
View
ICCAD
1995
IEEE
108views Hardware» more  ICCAD 1995»
15 years 1 months ago
Partitioning and reduction of RC interconnect networks based on scattering parameter macromodels
This paper presents a linear time algorithm to reduce a large RC interconnect network into subnetworks which are approximated with lower order equivalent RC circuits. The number o...
Haifang Liao, Wayne Wei-Ming Dai
ICCAD
1995
IEEE
88views Hardware» more  ICCAD 1995»
15 years 1 months ago
Estimation and bounding of energy consumption in burst-mode control circuits
This paper describes two techniques to quantify energy consumption of burst-modeasynchronous(clock-less)controlcircuits. The circuit specifications consideredare extended burst-m...
Peter A. Beerel, Kenneth Y. Yun, Steven M. Nowick,...
ASPDAC
2005
ACM
65views Hardware» more  ASPDAC 2005»
15 years 3 months ago
Multilevel full-chip gridless routing considering optical proximity correction
To handle modern routing with nanometer effects, we need to consider designs of variable wire widths and spacings, for which gridless routers are desirable due to their great fle...
Tai-Chen Chen, Yao-Wen Chang
75
Voted
SLIP
2003
ACM
15 years 2 months ago
Fast estimation of the partitioning rent characteristic using a recursive partitioning model
In the past, a priori interconnect prediction, based on Rent’s rule, has been applied mainly for technology evaluation and roadmap applications. These applications do not requir...
Joni Dambre, Dirk Stroobandt, Jan Van Campenhout
DAC
2009
ACM
15 years 10 months ago
Timing-driven optimization using lookahead logic circuits
This paper describes a function-based timing-driven optimization technique for the synthesis of multi-level logic circuits. Motivated by the principles of parallel prefix computat...
Mihir R. Choudhury, Kartik Mohanram