Sciweavers

    395 search results - page 23 / 79
    » Multilevel Circuit Partitioning
    Sort
    View
    INFORMS
    2006
    62views more  INFORMS 2006»
    Using Eigenvectors to Partition Circuits
    14 years 9 months ago
    Using Eigenvectors to Partition Circuits
    Download  orion.math.uwaterloo.ca
    Dorothy Kucar, Anthony Vannelli
    claim paper
    Read More »
    55
    Voted
    TODAES
    2002
    89views more  TODAES 2002»
    Cluster-aware iterative improvement techniques for partitioning large VLSI circuits
    14 years 9 months ago
    Cluster-aware iterative improvement techniques for partitioning large VLSI circuits
    Download  eref.uqu.edu.sa
    Shantanu Dutt, Wenyong Deng
    claim paper
    Read More »
    CVGIP
    2007
    136views more  CVGIP 2007»
    Contour-based surface reconstruction using MPU implicit models
    14 years 9 months ago
    Contour-based surface reconstruction using MPU implicit models
    Download  www.cs.drexel.edu
    This paper presents a technique for creating a smooth, closed surface from a set of 2D contours, which have been extracted from a 3D scan. The technique interprets the pixels that...
    Ilya Braude, Jeffrey Marker, Ken Museth, Jonathan ...
    claim paper
    Read More »
    83
    Voted
    GLVLSI
    2010
    IEEE
    156views VLSI» more  GLVLSI 2010»
    A multi-level approach to reduce the impact of NBTI on processor functional units
    15 years 2 months ago
    A multi-level approach to reduce the impact of NBTI on processor functional units
    Download  www.cs.virginia.edu
    NBTI is one of the most important silicon reliability problems facing processor designers today. The impact of NBTI can be mitigated at both the circuit and microarchitecture leve...
    Taniya Siddiqua, Sudhanva Gurumurthi
    claim paper
    Read More »
    DELTA
    2002
    IEEE
    99views Information Technology» more  DELTA 2002»
    Multi-Level Fault Simulation of Digital Systems on Decision Diagrams
    15 years 2 months ago
    Multi-Level Fault Simulation of Digital Systems on Decision Diagrams
    Download  www.pld.ttu.ee
    A new method for hierarchical fault simulation based on multi-level Decision Diagrams (DD) is proposed. We suppose that a register transfer (RT) level information along with gate-...
    Raimund Ubar, Jaan Raik, Eero Ivask, Marina Brik
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2025, USA.