Sciweavers

395 search results - page 26 / 79
» Multilevel Circuit Partitioning
Sort
View
86
Voted
ISMVL
2002
IEEE
120views Hardware» more  ISMVL 2002»
15 years 2 months ago
An Impact of Introducing Multi-Level Signals to a Bandpass Cascaded Delta-Sigma Modulator
An impact of introducing multi-level signals to a bandpass delta-sigma modulator (DSM), which is of particular interest for wireless communications applications, has been investig...
Takao Waho, Shin-ya Kobayashi, Koji Matsuura
97
Voted
ICCAD
2009
IEEE
123views Hardware» more  ICCAD 2009»
14 years 7 months ago
Multi-level clustering for clock skew optimization
Clock skew scheduling has been effectively used to reduce the clock period of sequential circuits. However, this technique may become impractical if a different skew must be appli...
Jonas Casanova, Jordi Cortadella
VLSID
2002
IEEE
207views VLSI» more  VLSID 2002»
15 years 10 months ago
Synthesis of High Performance Low Power Dynamic CMOS Circuits
This paper presents a novel approach for the synthesis of dynamic CMOS circuits using Domino and Nora styles. As these logic styles can implement only non-inverting logic, convent...
Debasis Samanta, Nishant Sinha, Ajit Pal
DAC
2005
ACM
15 years 10 months ago
Multilevel full-chip routing for the X-based architecture
As technology advances into the nanometer territory, the interconnect delay has become a first-order effect on chip performance. To handle this effect, the X-architecture has been...
Tsung-Yi Ho, Chen-Feng Chang, Yao-Wen Chang, Sao-J...
94
Voted
KDD
2005
ACM
157views Data Mining» more  KDD 2005»
15 years 10 months ago
A fast kernel-based multilevel algorithm for graph clustering
Graph clustering (also called graph partitioning) -- clustering the nodes of a graph -- is an important problem in diverse data mining applications. Traditional approaches involve...
Inderjit S. Dhillon, Yuqiang Guan, Brian Kulis