Sciweavers

395 search results - page 27 / 79
» Multilevel Circuit Partitioning
Sort
View
ISCAS
1999
IEEE
131views Hardware» more  ISCAS 1999»
15 years 4 months ago
A multilevel modulation scheme for high-speed wireless infrared communications
To investigate short-distance, point-to-point, infrared channels, a test-bench and circuits were constructed to determine the limitations ofexisting optoelectronics. Theresults of...
S. Hranilovic, D. A. Johns
PAMI
2007
202views more  PAMI 2007»
14 years 11 months ago
Weighted Graph Cuts without Eigenvectors A Multilevel Approach
—A variety of clustering algorithms have recently been proposed to handle data that is not linearly separable; spectral clustering and kernel k-means are two of the main methods....
Inderjit S. Dhillon, Yuqiang Guan, Brian Kulis
DAC
2003
ACM
16 years 22 days ago
Multilevel floorplanning/placement for large-scale modules using B*-trees
We present in this paper a multilevel floorplanning/placement framework based on the B*-tree representation, called MB*-tree, to handle the floorplanning and packing for large-sca...
Hsun-Cheng Lee, Yao-Wen Chang, Jer-Ming Hsu, Hanna...
74
Voted
ASPDAC
2006
ACM
120views Hardware» more  ASPDAC 2006»
15 years 5 months ago
A novel framework for multilevel full-chip gridless routing
— Due to its great flexibility, gridless routing is desirable for nanometer circuit designs that use variable wire widths and spacings. Nevertheless, it is much more difficult ...
Tai-Chen Chen, Yao-Wen Chang, Shyh-Chang Lin
TCAD
2008
115views more  TCAD 2008»
14 years 11 months ago
Variability-Aware Design of Multilevel Logic Decoders for Nanoscale Crossbar Memories
Abstract--The fabrication of crossbar memories with sublithographic features is expected to be feasible within several emerging technologies; in all of them, the nanowire (NW) deco...
M. Haykel Ben Jamaa, Kirsten E. Moselund, David At...