Sciweavers

395 search results - page 35 / 79
» Multilevel Circuit Partitioning
Sort
View
FPGA
1995
ACM
107views FPGA» more  FPGA 1995»
15 years 1 months ago
Multi-way System Partitioning into a Single Type or Multiple Types of FPGAs
This paper considers the problem of partitioning a circuit into a collection of subcircuits, such that each subcircuit is feasible for some device from an FPGA library, and the to...
Dennis J.-H. Huang, Andrew B. Kahng
DATE
1998
IEEE
93views Hardware» more  DATE 1998»
15 years 2 months ago
Exact and Approximate Estimation for Maximum Instantaneous Current of CMOS Circuits
We present an integer-linear-programming-based approach for estimating the maximum instantaneous current through the power supply lines for CMOS circuits. It produces the exact so...
Yi-Min Jiang, Kwang-Ting Cheng
ITC
1994
IEEE
151views Hardware» more  ITC 1994»
15 years 1 months ago
Automated Logic Synthesis of Random-Pattern-Testable Circuits
Previous approaches to designing random pattern testable circuits use post-synthesis test point insertion to eliminate random pattern resistant (r.p.r.) faults. The approach taken...
Nur A. Touba, Edward J. McCluskey
ISPD
2000
ACM
145views Hardware» more  ISPD 2000»
15 years 2 months ago
A snap-on placement tool
The standard cell placement problem has been extensively studied in the past twenty years. Many approaches were proposed and proven e ective in practice. However, successful place...
Xiaojian Yang, Maogang Wang, Kenneth Eguro, Majid ...
ISPD
1998
ACM
187views Hardware» more  ISPD 1998»
15 years 1 months ago
The ISPD98 circuit benchmark suite
From 1985-1993, the MCNC regularly introduced and maintained circuit benchmarks for use by the Design Automation community. However, during the last five years, no new circuits h...
Charles J. Alpert