Sciweavers

395 search results - page 57 / 79
» Multilevel Circuit Partitioning
Sort
View
BIBE
2005
IEEE
154views Bioinformatics» more  BIBE 2005»
15 years 3 months ago
Effective Pre-Processing Strategies for Functional Clustering of a Protein-Protein Interactions Network
In this article we present novel preprocessing techniques, based on topological measures of the network, to identify clusters of proteins from Protein-protein interaction (PPI) ne...
Duygu Ucar, Srinivasan Parthasarathy, Sitaram Asur...
INFOCOM
1995
IEEE
15 years 1 months ago
A Service with Bounded Degradation in Quality-of-Service Networks
Many network applications that require Quality-ofService QoS support, such as transmission of digital voice and video, tolerate a certain level of service degradation. In this s...
Jörg Liebeherr, Dongwei Liao
ASAP
2007
IEEE
97views Hardware» more  ASAP 2007»
14 years 11 months ago
FPGA-Based Efficient Design Approach for Large-Size Two's Complement Squarers
This paper presents an optimized design approach of two’s complement large-size squarers using embedded multipliers in FPGAs. The realization is based on BaughWooley’s algorit...
Shuli Gao, Noureddine Chabini, Dhamin Al-Khalili, ...
CGF
1999
98views more  CGF 1999»
14 years 9 months ago
Multiresolution Curve and Surface Representation: Reversing Subdivision Rules by Least-Squares Data Fitting
This work explores how three techniques for defining and representing curves and surfaces can be related efficiently. The techniques are subdivision, least-squares data fitting, a...
Faramarz F. Samavati, Richard M. Bartels
VLSID
2002
IEEE
142views VLSI» more  VLSID 2002»
15 years 10 months ago
Architecture and Design of a High Performance SRAM for SOC Design
Critical issues in designing a high speed, low power static RAM in deep submicron technologies are described along with the design techniques used to overcome them. With appropria...
Shobha Singh, Shamsi Azmi, Nutan Aarawal, Penaka P...