Sciweavers

395 search results - page 65 / 79
» Multilevel Circuit Partitioning
Sort
View
FPL
2004
Springer
95views Hardware» more  FPL 2004»
15 years 11 months ago
Solving SAT with a Context-Switching Virtual Clause Pipeline and an FPGA Embedded Processor
Abstract. This paper proposes an architecture that combines a contextswitching virtual configware/software SAT solver with an embedded processor to promote a tighter coupling betwe...
C. J. Tavares, C. Bungardean, G. M. Matos, Jos&eac...
154
Voted
ITC
2003
IEEE
153views Hardware» more  ITC 2003»
15 years 11 months ago
An Efficient and Effective Methodology on the Multiple Fault Diagnosis
In this paper, we analyze failing circuits and propose a multiple-fault diagnosis approach. Our methodology has been validated experimentally and has proved to be highly efficient...
Zhiyuan Wang, Kun-Han Tsai, Malgorzata Marek-Sadow...
148
Voted
GLVLSI
1998
IEEE
169views VLSI» more  GLVLSI 1998»
15 years 10 months ago
On the Characterization of Multi-Point Nets in Electronic Designs
Important layout properties of electronic designs include interconnection length values, clock speed, area requirements, and power dissipation. A reliable estimation of those prop...
Dirk Stroobandt, Fadi J. Kurdahi
HICSS
1996
IEEE
102views Biometrics» more  HICSS 1996»
15 years 9 months ago
Evaluation of Parallel Logic Simulation Using DVSIM
Parallel simulation is expected to speed up simulation run time in a signi cant way. This paper describes a framework that is used to evaluate the performance of parallel simulati...
Gerd Meister
ASPDAC
2007
ACM
132views Hardware» more  ASPDAC 2007»
15 years 9 months ago
Fast Decoupling Capacitor Budgeting for Power/Ground Network Using Random Walk Approach
- This paper proposes a fast and practical decoupling capacitor (decap) budgeting algorithm to optimize the power ground (P/G) network design. The new method adopts a modified rand...
Le Kang, Yici Cai, Yi Zou, Jin Shi, Xianlong Hong,...