Sciweavers

126 search results - page 11 / 26
» Multiple FPGA Partitioning with Performance Optimization
Sort
View
FCCM
2007
IEEE
107views VLSI» more  FCCM 2007»
15 years 4 months ago
Optimizing Logarithmic Arithmetic on FPGAs
This paper proposes optimizations of the methods and parameters used in both mathematical approximation and hardware design for logarithmic number system (LNS) arithmetic. First, ...
Haohuan Fu, Oskar Mencer, Wayne Luk
ICMCS
2006
IEEE
142views Multimedia» more  ICMCS 2006»
15 years 3 months ago
Distributed Streaming via Packet Partitioning
We propose a system for adaptive streaming from multiple servers to a single receiver over separate network paths. Based on incoming packets, the receiver estimates the available ...
Jacob Chakareski, Pascal Frossard
RECOMB
1997
Springer
15 years 1 months ago
A more efficient approximation scheme for tree alignment
We present a new polynomial time approximation scheme (PTAS) for tree alignment, which is an important variant of multiple sequence alignment. As in the existing PTASs in the liter...
Lusheng Wang, Tao Jiang, Dan Gusfield
IEEEPACT
2002
IEEE
15 years 2 months ago
Optimizing Loop Performance for Clustered VLIW Architectures
Modern embedded systems often require high degrees of instruction-level parallelism (ILP) within strict constraints on power consumption and chip cost. Unfortunately, a high-perfo...
Yi Qian, Steve Carr, Philip H. Sweany
93
Voted
ASPDAC
2001
ACM
137views Hardware» more  ASPDAC 2001»
15 years 1 months ago
Optimized address assignment for DSPs with SIMD memory accesses
This paper deals with address assignment in code generation for digital signal processors (DSPs) with SIMD (single instruction multiple data) memory accesses. In these processors ...
Markus Lorenz, David Koffmann, Steven Bashford, Ra...