Sciweavers

377 search results - page 59 / 76
» Multiple Instruction Stream Processor
Sort
View
106
Voted
DAGM
2003
Springer
15 years 7 months ago
Real-Time Inspection System for Printed Circuit Boards
In this paper, we present a real-time PCB inspection system which can detect defects including the breaks in the wires and short circuit. The proposed inspection algorithm is based...
Kang-Sun Choi, Jae-Young Pyun, Nam-Hyeong Kim, Bye...
121
Voted
COOPIS
2004
IEEE
15 years 5 months ago
A Distributed and Parallel Component Architecture for Stream-Oriented Applications
Abstract. This paper introduces ThreadMill - a distributed and parallel component architecture for applications that process large volumes of streamed (time-sequenced) data, such a...
Paulo Barthelmess, Clarence A. Ellis
118
Voted
CGO
2009
IEEE
15 years 8 months ago
Computer Generation of General Size Linear Transform Libraries
The development of high-performance libraries has become extraordinarily difficult due to multiple processor cores, vector instruction sets, and deep memory hierarchies. Often, t...
Yevgen Voronenko, Frédéric de Mesmay...
81
Voted
CGO
2008
IEEE
15 years 8 months ago
Compiling for vector-thread architectures
Vector-thread (VT) architectures exploit multiple forms of parallelism simultaneously. This paper describes a compiler for the Scale VT architecture, which takes advantage of the ...
Mark Hampton, Krste Asanovic
ICMCS
2008
IEEE
336views Multimedia» more  ICMCS 2008»
15 years 8 months ago
SIMD optimization of the H.264/SVC decoder with efficient data structure
H.264/scalable video coding (SVC) is a new compression technique that can adapt to various network environments and applications. However, despite its outstanding performance, H.2...
Joohyun Lee, Gwanggil Jeon, Sangjun Park, Taeyoung...