Sciweavers

94 search results - page 19 / 19
» Multiple-banked register file architectures
Sort
View
116
Voted
IEEEPACT
2005
IEEE
15 years 3 months ago
Dual-Core Execution: Building a Highly Scalable Single-Thread Instruction Window
Current integration trends embrace the prosperity of single-chip multi-core processors. Although multi-core processors deliver significantly improved system throughput, single-thr...
Huiyang Zhou
CSCW
2000
ACM
15 years 1 months ago
WebSplitter: a unified XML framework for multi-device collaborative Web browsing
WebSplitter symbolizes the union of pervasive multi-device computing and collaborative multi-user computing. WebSplitter provides a unified XML framework that enables multi-device...
Richard Han, Veronique Perret, Mahmoud Naghshineh
MICRO
1998
IEEE
108views Hardware» more  MICRO 1998»
15 years 1 months ago
Exploiting Instruction Level Parallelism in Geometry Processing for Three Dimensional Graphics Applications
Three dimensional (3D) graphics applications have become very important workloads running on today's computer systems. A cost-effective graphics solution is to perform geomet...
Chia-Lin Yang, Barton Sano, Alvin R. Lebeck
TPDS
2008
150views more  TPDS 2008»
14 years 9 months ago
Mitosis: A Speculative Multithreaded Processor Based on Precomputation Slices
This paper presents the Mitosis framework, which is a combined hardware-software approach to speculative multithreading, even in the presence of frequent dependences among threads....
Carlos Madriles, Carlos García Quiño...